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ABSTRACT
This thesis studies the morphological and electrical properties of copper nanocluster
devices generated by DC magnetron sputtering and annealed at temperatures up to 1100
C. At each annealing step, the resistivity of the cluster device was measured and electron
micrographs were taken of the cluster depositions. Nanoclusters have been studied for
decades because of the unique properties they display that are somewhere between bulk
materials and atomic behavior. Recently, techniques have been explored to exploit the
depressed melting point effect that small clusters exhibit to fabricate integrated circuit
components. These techniques have only been attempted with colloidal solutions of
passivated nanoclusters. The purpose of this thesis is to undertake an investigation of the
melting point of clusters generated from a sputter source without passivation. Differing
from passivated clusters, resistivity of copper cluster films was found to increase with
annealing temperatures until about 900 degrees C but drop to one order of magnitude
greater than bulk resistivity after annealing at 1100 C.
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Introduction
The purpose of this thesis is to characterize sputtered copper nanoclusters as a
preliminary step in developing a system to fabricate electronic devices from sputtered
nanoclusters. Small nanoclusters (20 nm and below) exhibit exceptionally lower melting
points than those for bulk material of the same composition. If clusters can be patterned
and annealed at low temperatures to form continuous structures with favorable electrical
properties, they present an excellent opportunity for a new method of integrated circuit
fabrication. Such experiments have been performed with passivated clusters suspended
in liquid, but this experiment uses nanoparticles generated by a sputtering technique and
deposited from the gas phase.
Copper cluster devices were deposited in vacuum, and conductivity tests and
electron microscopy analysis were done on the samples after annealing at various
temperatures up to 1100 C. Though the expectation was that resistivity would decrease
as clusters were annealed, there was actually a sharp increase in resistivity until about
900 C, at which point it dipped dramatically to below the initial value for unannealed
clusters. Initial suggestions attribute this behavior to oxidation and uneven cluster
melting due to a wide distribution in size as well as the presence of larger clusters than
initially expected.
These results do not rule out the possibility for fabrication methods utilizing
nanocluster precursors, but they suggest that more understanding of cluster generation
and sintering is necessary to succeed. The role of oxygen and other contaminants in
sintering and the behavior of pure nanoclusters in films on surfaces are important
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phenomena that are not yet well understood. And a testing environment to carry out
these experiments must be more advanced in order to cope with the sensitivities to
contamination in this process. More extensive capability for ultra-high vacuum testing,
better control of cluster generation, and high resolution imaging is necessary to pursue
this application further.
Background
Limits of Current Integrated Circuit Fabrication
There are many shortcomings of the current methods of integrated circuit
fabrication. Among the most important are cost, processing time, size limitations, and
the constraint of patterning logic elements in two dimensions. A state of the art chip
fabrication facility, such as Intel's Fab IIX, currently costs $2 billion to construct and
spans 1 million square feet. In order to build a cutting-edge integrated circuit, such a fab
must operate for weeks, 24 hours a day, seven days a week. Additionally, the steps
involved require increasingly expensive equipment and materials. Despite this exorbitant
cost in time and capital, the size scale at which integrated circuits are currently made is
orders of magnitude larger than the physical limits of device operation[1]- it is limited by
the fabrication techniques employed. Also, these techniques create toxic chemical waste
because they require many chemical processing steps for resist development and wafer
etching.
In addition to the high cost of production, these fabrication methods are very
inflexible. The speed and processing power per volume of current integrated circuit chips
is limited by the two-dimensional nature of existing fabrication processes, which involve
doping single-crystal semiconductor wafers to create logic components. Each new design
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requires that a new set of masks to be produced at high cost and high time investment.
Thus, fabricating a new design is risky and companies do not have the luxury of rapid
prototyping for the testing and development of new innovations. There are also limits on
the types of structures and substrates that can be incorporated into a single design.
Finally, few if any chips emerge from typical fabrication in working condition, so most have
to be meticulously repaired before they are ready to ship. While these current methods
have continually improved in accordance with Moore's Law, the methods themselves are
reaching a fundamental limit. The search for a new paradigm of IC fabrication is well
underway.
A new fabrication process would have to make significant gains in many aspects
of IC manufacturing, including size, speed, and cost. It would need to allow for much
smaller devices to be fabricated, which would translate into at least an order of magnitude
decrease in the minimum feature size. A significant speed increase would also have to be
attained, though this could come from a variety of enhancements such as reducing the
number of processing steps or by performing many steps without the need for pumping
and venting high-vacuum systems between each of them. Ultimately, cost could be
reduced by cutting the number of component systems needed to process a chip; thus,
cutting their individual cost. Similarly, cost could be reduced by decreasing the time it takes
to get a chip through the fab so that the equipment would become more cost-effective.
These are the primary efficiency enhancing, cost cutting goals that the industry has been
chasing for decades, and in order for a new IC fabrication technology to emerge and disrupt
the industry standard, it would have to achieve most, if not all of these goals.
Beyond the big three, there are a host of other factors that could make a new IC
fabrication technology more attractive or create a niche where it might be able to enter
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the market. Though not a primary commercial concern, a process that creates less waste
would probably be attractive to manufacturers because it would save manufacturers the cost
and difficulty of waste containment and disposal in addition to improving the environment.
Furthermore, a fabrication technology that offered greater flexibility and faster turnaround
on designs would open up the opportunity for circuit development that would incorporate
more extensive prototyping. This would be a significant benefit to research, and
development, even if the process was not suited for manufacturing. Finally, an IC
fabrication technology that offered the capability to expand the material-set available would
allow for the integration of multiple systems on a single chip and contribute significantly to
shrinking the size of many integrated devices. If a designer was not constrained to a single
substrate or a particular doping level, then devices could be optimized for various
functions on the chip. In this case the RF communications could be integrated into the
logic and processing modules for a cellular phone so that both systems would be
optimized individually but integrated for size savings. A departure from two-dimensional
logic layout could change IC design as we know it and contribute to significant
improvements in size and speed of devices.
Circuits from Nanoclusters
Nanoclusters are an interesting form of material that presents a solution to reduce
the size and cost and increase speed of IC fabrication. A nanocluster is a cluster of atoms
on the scale of tens to hundreds of nanometers in diameter. Nanoclusters exhibit useful
size-dependent properties different from bulk materials, especially around and below ten
nanometers. A nanocluster can be made from a single type of atom or a mixture of
different types. One could have a pure metal nanocluster made of copper, or a semi-
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conducting nanocluster made up of silicon atoms and a small proportion of dopant atoms,
or even an insulating nanocluster made up of oxidized silicon. Once these three basic
material types are available, one can imagine using small nanoclusters as building-blocks
for fabricating functional integrated circuits.
One property of nanoclusters that contributes to the possibility of integrating them
into complex circuitry is the depressed melting point effect that they exhibit at small
sizes. This was first documented by Buffat[2] in Au clusters, but also demonstrated in
elements and compounds such s CdS[3], Si[4], and Cu[5]. Researchers have discovered
an exponential drop in the melting temperature of nanoclusters in proportion to their size.
Because of the high curvature of the surface, each atom is bound to the whole by a
smaller number of bonds than in bulk material. For this reason, nanoclusters will sinter
together at temperatures well below the melting point of the material in its bulk form, and
join together to form solid structures. This complements the idea of using the clusters as
building blocks because it presents the potential for nanoclusters to be deposited and then
sintered into solid structures at temperatures that would not disturb the substrate or the rest
of the devices being fabricated.
A Three Dimensional Circuit Fabricator
By analogy to a modem 3d printer, this method can be extended to creating a
three-dimensional circuit fabricator. If nanoclusters could be precisely placed, such a
fabricator could deposit two-dimensional patterns of nanoclusters and then anneal the
patterns into solid structures at a relatively low processing temperature. By stacking one
layer on top of another, this system could build structures on the micro- or nano-scale. If
we extend this possible system even further and incorporate the capability to pattern the
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multiple materials mentioned above, we arrive at a plan for creating a full three-
dimensional circuit and MEMS/NEMS prototyping tool.
Such a system presents an improvement in many of the problem areas mentioned
above. The sub-ten-nanometer size of clusters allows for much smaller devices. The
single repeating pattern suggests the possibility for completing the entire fabrication
process in one machine with a single pump-down. This would lead to cheaper and faster
process because it would require less infrastructure and space, and avoid wasting time
between machines and operations. The cost of the single machine will be less than the
large amount of equipment required for a standard fab. If the process is an additive one,
it would be expected to be much less wasteful than the current process because it would
not require the extensive chemical etching currently utilized.
In addition to these practical considerations, the particular method creates the
opportunity for greater flexibility in design and development. The material-set available
could be quite extensive, with the potential for combining many different materials and
structures on the same chip. Similar to the way a traditional 3d printer is used in design,
a 3d printer for integrated circuits could be used for rapid development and prototyping
of new IC designs and MEMS. Integrating all of this functionality into a single unit has
the potential to put the capability of IC fabrication into the hands of many more people
and reduce the turn-around time and barrier to fabrication for new designs.
Potential Obstacles to a Nanoparticle Fabricator
While the similarities to standard 3d printers make this system easy to envision,
there are many challenges to realization of a working prototype. Each step of the process
presents difficult obstacles. Synthesis and stabilization of clusters in many forms and
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with a uniform size is no simple task, and becomes increasingly difficult with more
exotic materials. The deposition and patterning process is a challenge of fine control of
position and amount. Once they are correctly positioned, delivering the right energy in
the right way to anneal the structures into functional devices is an important step. Scaling
up this process to multiple layers and additional materials multiplies these challenges and
makes them each more difficult. It also remains to be seen if interconnects fabricated by
this process will have the high conductivity of metallic structures deposited by
evaporation or sputtering, and whether logic devices fabricated by this means will have
sufficient switching characteristics to compete with traditional transistors.
Nanophase
One available form of nanoclusters is nanophase, a colloid of clusters with
organic capping groups on them. The capping groups surround the clusters and prevent
them from reacting with each other and agglomerating, at which point their desirable
properties would be ineffective. The presence of these organic capping groups allows the
clusters to be suspending in the solution and deposited on a substrate as a liquid. Because
the organic groups stabilize the clusters, they are available down to very small sizes and
in very uniform size distributions, which makes them good candidates for processing that
makes use of size-dependent characteristics such as the depressed melting point.
Nanophase colloids are generally available with a wide variety of capping groups and
solvents. Many different attempts have been made to create devices from nanophase
precursors.
Griffith[6] deposits a uniform layer of nanophase on a substrate by spin-coating,
and then delivers energy to the surface in a specific pattern to locally sinter the clusters.
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Following this patterning step, the unpatterned clusters are removed by a solvent wash,
and the remaining structures are annealed on a hot-plate. Griffith delivered the energy
via UV light, laser, and electron beams. This process has also been demonstrated in Ag
by Griffith and Pd and Pd/Pt by Reetz[7].
While the above approach would be terms a subtractive approach, as it involves
removal of excess material in each step, there are also additive methods of fabrication
that have been developed. Fuller[8] and colleagues have demonstrated nanoparticle
patterning using an ink-jet head to deposit multi-layer nanophase patterns, which were
then annealed on a hot-plate. Bulthaup[9] and co-workers used liquid embossing of
nanocluster colloids to build multi-layer, multi-material structures. These experiments
resulted in a functional, all-inorganic printed transistor.
Griffith[6] used electron beams to pattern Ag and Au nanophase and achieved a
minimum line width of 90nm and conductivity within an order of magnitude of bulk.
Bedson[10] and co-workers patterned passivated Au clusters with ebeam and achieved
smallest average line widths of 26nm. When Reetz[7] and co-workers tested the
conductivity of Pd wires patterned by ebeam, they found resistivities of 181 uohm-cm,
within an order of magnitude of bulk Pd. They attributed this higher resistivity to
porosity of the wires and contamination due to passivation ligands.
There are a few factors that limit the ultimate results that can be attained from
nanophase based fabrication. Porosity of the structures limits conductivity and
functionality. More importantly, the solvent and organic capping groups that are part of
the liquid create contamination of the ultimate device and create additional limits of
conductivity and device operation. In addition, there are significant limitations in the
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patterning capability of these processes. The liquid spin-coating in the subtractive
process limits the ultimate geometry capability, and the resolution of ink-jet printing is
very low compared to the resolution of current IC fabrication technology. Creating
nanophase from any material is not a trivial task and so there is not a full suite of
materials available in this form. While the ink-jet method is additive and reduces waste,
the subtractive method of fabrication is a very wasteful process.
Pure Sputtered Nanoclusters
Given that contamination from the organic capping groups present a primary limit
to the quality of the devices that can be fabricated from nanophase precursors, it is
desirable to find an alternative nanocluster source that does not introduce this
contamination. The challenge with such a source is to prevent the clusters from reacting
or agglomerating prior to the patterning and annealing steps. The nanocluster source
developed by Haberland[ II] is one method of supplying such pure clusters. This process
delivers clusters in an airborne form and can be easily extended to any material that can
be sputtered by a plasma, including composite materials. Yeadon[12] tells us that copper
clusters of 5-20 nm in diameter will show rapid (about 0.5 sec) neck growth and sintering
at 250 degrees C.
The target material is sputtered by argon plasma, which creates a cloud of target
atoms at the source. This cloud of atoms is caused to flow through an aggregation region
by flowing argon which may also include a carrier gas such as helium. In the aggregation
region, colliding atoms of the target material stick together and form groups of atoms
which are the desired nanoclusters. By controlling the gas flow and the length and
temperature of the agglomeration region, one can control the size distribution of the
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clusters in the beam that exits the source. Cluster generation by magnetraon sputtering
and gas-phase condensation can produce clusters with numbers of atoms anywhere from
20 to 75,000.[13]
The generated clusters emerge with a distribution of electrical charge, some
positive and negative of varying magnitudes and some neutral. This charge results from
collisions with ionized Ar atoms in the plasma, and the charge distribution is affected by
the generation parameters. By applying a voltage to an electrode and placing it in the
path of the cluster beam, it is possible to measure the current flow from charged clusters
and this current is related to the cluster deposition rate. This provides a method for
measuring relative cluster flux for different generation parameters and for gauging the
cluster flux during each deposition. Varying the sputtering power into the plasma and the
input gas flow can be shown to affect this cluster flux, and it is possible to maximize the
deposition rate by adjusting these parameters. This readout also provides an indication
for the stability of the deposition, because generally the deposition rate changes
dramatically as it settles from the high initial value down to the steady state rate.
The charge properties of the cluster beam also provide the ability to control their
flight and select clusters of varying charge and mass. Electric fields can also be used to
change the flight path and redirect charged clusters to a target. Clusters of specific mass
and charge may be selected from the beam, eliminating all other component clusters. In
addition to these established methods of global beam control, the charged property of the
clusters themselves suggests a method for patterning the individual clusters in order to
use them for fabrication. This concept has been attempted briefly in the Molecular
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Machines group at the MIT Media Lab and will be discussed further in the section
focusing on future work.
These so-called "dry clusters" have several potential advantages over the
nanophase form of nanoparticles. In terms of flexibility, the ease with which different
materials may be integrated into this tool's material set is a significant advantage. All
that is needed is the simple step of loading a sputter target of the desired material into the
source. This works for pure materials as well as compounds of many elements. Plasma
sputtering is a well-understood and common technique in semiconductor fabrication, and
this understanding transfers to this tool as well. Compared to the complex chemical
process of isolating and capping nanoclusters in a liquid which is different for each
compound, sputtering is a very good approach. The cluster source solves two problems
of the nanophase approach at once, by providing a generation and deposition method all
on one tool, and multiple cluster sources can easily be incorporated into a single
fabrication tool. The deposition process is more suitable to a wide variety of geometries
and does not suffer from the limitations presented by depositing a liquid nanophase on
the substrate. The technique also reduces the risk of outside contamination because the
entire process happens at high vacuum.
The nature of the dry clusters should lead to better results from the fabricated
structures. Most importantly, because only pure clusters with slight contamination are
being deposited on the substrate; the structures are not contaminated by capping groups
and solvent, as they are in the case of nanaophase-based fabrication. The absence of
solvent and capping groups may also lead to tighter packing of clusters in the cluster
matrix that forms. Tighter packing will result in higher mass content in the structures,
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which will in turn result in better conductivity. The less tightly-packed the material is,
the more void space there will be in the cluster matrix. This void space reduces the
overall conductivity of the structure because the total cross-sectional area is less.
As Olynick[5] and co-workers found, the slight contamination that does is exist is
the product of oxygen contamination in the generation and deposition region. There will
be as well oxygen contamination that occurs ex-situ once the sample has been removed
from the deposition chamber. Copper oxidation in this system is particularly relevant
because the oxygen molecules are broken down into atomic oxygen in the plasma in the
sputtering region. And as Gibson[14] found, atomic oxygen causes oxidation of copper
at rates orders of magnitude faster than molecular oxygen. This oxygen contamination
has advantages and disadvantages for this process. In a UHV environment, as
Olynick[15] has discovered, copper nanoparticles from 5-20 nm will sinter together at
room temperature, but oxygen contamination in the growth region will eliminate this
agglomeration. However, copper oxide on the outer surfaces of the nanoparticles will
reduce the conductivity of the devices, and the oxygen contamination will make the
structures less conductive overall.
A Fabricator with Sputtered Clusters
There are two possible methods for creating the proposed fabrication system
using sputtered dry nanoclusters. One is analogous to the nanophase system and the
other uses electrostatics to pattern clusters based on a charge pattern, which we might call
nano-scale xerography or nanoxerography. Both would take advantage of the properties
of dry cluster, but depart from each other in many ways and require the development of
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very different techniques and understanding of the properties of the nanoclusters and the
nanocluster source.
The nanophase analog system would utilize a blanket-deposition approach and
then pattern the film of clusters. An insulated substrate would be coated in vacuum with
a thin film of nanoclusters. Once the clusters were in place, energy would be delivered to
the film in a specific pattern to locally sinter the clusters. These sintered clusters, being
attached to each other and to the surface would adhere to the surface when the
unpatterned clusters were removed. A direct deposition perpendicular to the substrate
surface would coat all horizontal surfaces and most likely leave sidewalls clear, which
provides a reliable method for patterning and fabrication, since sidewall patterning would
be difficult to control and would limit feature size and the ultimate geometry of the
structures. An intermediate heating step would be employed after the excess clusters
were removed to anneal the structures and ensure uniformity and complete cluster
integration. Just as in a 3d printer that prints with particulate coat and adhesive, this
process would be repeated to build up three-dimensional structures and as mentioned
above the material set could be very extensive.
In the nanoxerography approach clusters would be deposited directly in the
desired pattern. This would be accomplished by first developing a charge pattern on or
behind the substrate and then dusting the sample with charged clusters of opposite
charge. These charged clusters will be attracted to the opposite charge of the pattern just
as toner particles are patterned in a Xerox machine. Once the nanoclusters have been
patterned, a simple heating step will anneal them and form the solid structures from the
individual particles. Repetition of these steps will also result in a three-dimensional
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fabrication process, which in this case will be less wasteful and does not encounter the
difficulty of removing unsintered clusters because you do not place a cluster somewhere
unless you want it to stay there. The charge pattern itself may be directly stored in a
sample with electret properties, or created behind the sample.
The first charge patterning approach involves storing the charge pattern directly in
the surface of the substrate. This requires that the substrate be an electret capable of
storing enough charge to influence the movement of charged nanoclusters. This can be
done in a parallel method by using a PMMA stamp.[16] Some drawbacks of this
approach are that is requires a stamp to be made for every patterning step, and the pattern
resolution is only as good as the stamp fabrication resolution. Another option is to write
the charge pattern directly with an electron beam from a microscope equipped with a
lithography package. This provides for direct patterning from computer files and flexible
designs and also has a much smaller minimum feature size. However, it is a serial
process so it will generally be much slower. Charge storage also creates a difficulty for
multiple-layer fabrication because structures on the surface could tend to interfere with
the charge patterning.
Getting There
A problem in circuit fabrication has been outlined, along with a possible
solution using sputtered nanoclusters that seem to have many advantages and suitable
properties for this application. However, before any of the systems can be implemented,
it is necessary to verify that the assumption that these clusters will provide better devices
than nanophase. The question to be answered is whether or not dry metal nanoclusters
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annealed at temperatures below bulk melting provide better conductivity than similarly
treated metal nanophase.
Hypothesis
My hypothesis is that patterned metal nanoclusters will sinter at temperatures
below the melting temperature of bulk material to form conductive structures that have
conductivity near values for bulk material and better than values for patterned nanophase.
Experiment
The purpose of this experiment is to study the effects of temperature on dry
copper nanoclusters and in particular study the electrical properties of cluster devices
under various annealing conditions. Heating samples to successively higher temperatures
and observing how their characteristics change allows us to investigate the possibility of
using dry copper clusters for device fabrication. Thin lines of copper nanocluster are
deposited on top of contact pads for electrical testing. The samples are tested at room
temperature and then at a range of temperatures up to just above the melting point of bulk
copper, at which point we expect the structure to have the characteristics of bulk copper if
the annealing process has fully melted the clusters. The first type of data taken at each
successive step is the I-V characteristic of a conductive structure made from copper
nanoclusters. The second set of data taken at each step is a set of electron microscope
images of the cluster films at each annealing stage. This provides visual information
about the conformation of the cluster films that can help illuminate the nature of their
behavior at varying temperatures and the reason for the conductivity measured. Once this
process has been repeated for the range of temperatures and with all three samples, an
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AFM is used to determine the thickness of the cluster lines, which is necessary for
calculating the resistivity from the I-V curve.
Experimental Setup
The depositions in the process are both done using a shadow-mask technique,
using thin mylar sheets that were cut on a laser cutter. The cluster generation and
deposition is done using an NC200 nanocluster source manufactured by Oxford Applied
Research. The contact pads are made by evaporation of Ti and Au in a thermal
evaporator. Heating of the substrates was also done in the thermal evaporator using a
modified resistive heating evaporation boat and a thermocouple. An FEI XI-30
Environmental Scanning Electron Microscope was used to take the electron micrographs
of the sample. The electrical properties were measured in a Karl Suss microscope probe
station using an HP4156 semiconductor parameter analyzer. The devices were designed
in a resistive bridge pattern with four individual contact pads for a four-terminal electrical
measurement.
Masks
The mylar masks are designed to produce shadow depositions that overlap to form
the final resistive bridge structure to be used for testing. The titanium and gold
evaporation mask is patterned with four rectangular holes that create the four contact
pads. The cluster deposition mask has a single thin line that matches with the contact pad
pattern and spans the four contact pads so that each one has a connection to the line. The
masks were cut to the same outside size and shape and contained 9 sets of overlapping
patterns in a three by three grid. This was done as a precaution in case the location of the
deposition was off. If the cluster beam did not hit the target directly in the center of the
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mask, there would still be a possibility that one of the other patterns would be deposited.
The patterns were designed in Corel Draw and cut in 0.1 mm thick mylar with a CO 2
laser in a laser cutter. This process provides fairly small feature sizes with slight edge
roughness. The smallest line width achievable was about 200 um.
A) B)
C)
Figure 1: Mylar shadow masks
A) Cluster device mask, B) Contact pad evaporation mask,
C) Overlay of two masks showing four-terminal devices.
Cluster Source
The NC200 cluster source is designed and built by Oxford Applied Research
(OAR) in the UK. The setup used in this experiment consisted of two stainless steel t-
pieces attached to each other. One is the cluster source and the other is the mass
quadrupole that is also manufactured by OAR. In the center of the cluster source is a
sputtering chamber where the copper target is held and the Ar gas is fed into the space
between the electrodes. The current from the electrodes generates the plasma that is used
to sputter the copper. The gas and copper atoms exit through an aperture at the end of the
sputtering chamber and pass through the aggregation region before exiting the cluster
source and being deposited on the sample. The sputter chamber and aperture can be
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positioned anywhere along the aggregation region to shorten or lengthen the distance the
clusters go inside the aggregation region. By adjusting this length and the gas flow, the
cluster size distribution can be adjusted. As the clusters exit the cluster source t-piece
they enter the quadrupole t-piece, of which only the initial section is used in these
experiments. A retractable set of electrode plates that are meant to be used to filter
clusters based on charge has been modified to act as a deposition sample holder. A
sample mount was built to mount to these electrode plates. Thus, the sample can be
mounted on these plates and be put into the cluster path or retracted using external
controls and without breaking vacuum. This provides the capability to start the cluster
source and monitor the output until it is at the desired, stable value, and then start the
deposition by inserting the sample into the beam.
This monitoring of the cluster beam is done with an ammeter that is also
connected to the retractable electrode plates. When the plates are retracted the bottom
section still sits within the cluster path. If one of these plates is at a positive potential and
hooked up to ground via an ammeter, the negatively charged clusters are attracted to the
plate and create a current in the ammeter when they land on the electrode. This current
roughly corresponds to the flux of clusters in the beam, which corresponds to the
deposition rate of the clusters. This value is monitored and recorded during depositions,
and this is the value that must stabilize before beginning a cluster deposition.
The main function of the quadrupole is to filter the clusters in the beam according
to mass and charge. Opposing electrodes are driven by a voltage source at varying
frequencies and magnitudes. Clusters with particular mass and charge properties are able
to pass through this area of changing electric fields, while others are swept out of the
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beam. This could be used in future experiments to control the size distribution of clusters
in the beam for more precise fabrication techniques.
Evaporator
The evaporator used to make the Ti and Au depositions for the contact pads is a
standard thermal evaporator. Au and Ti stubs are placed in tungsten boats which are held
between two electrodes. Under vacuum, high current is run through the boats. This
current causes power dissipation in the boats, which are acting as resistors, and this
power is converted to heat energy, causing them to heat up. Once the boat reaches a
sufficient temperature, the Au or Ti begins to melt and evaporate. The samples are
placed above the boats so that when the metal evaporates it lands on the samples and
coats the areas that are not protected by the shadow mask. A quartz crystal monitor that
measures the mass change in a quartz membrane is used to monitor the deposition rate in
order to control the thickness of the depositions.
Heater
The heater also uses the thermal evaporator in a similar way. The heater is built
from two thin, flat, rectangular pieces of tungsten that are roughly the same size as the
boats used in evaporation. Holes were made in two corners of both sheets, and stainless
steel machine screws and nuts were used to hold the sheets together. In between the two
sheets, an s-type thermocouple (platinum/platinum-rhodium) lead is sandwiched so that
the junction is in contact with the sheets of tungsten. An s-type thermocouple is one of
the only thermocouples that is capable of withstanding the high temperatures required for
these experiments. This entire sandwich structure is placed between the two evaporator
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electrodes, just as the boats are placed during evaporation. The thermocouple leads are
connected to the outside with a vacuum feed through and plugged in to a thermocouple
temperature reader. Once this setup is in place, the sample is placed on top of the
tungsten sheets. When current is run through the tungsten, it heats up and in turn heats up
the sample. This heating was done only in vacuum in order to reduce the effects of
contamination such as oxidation which would greatly affect the conductivity of the
copper and happens at a much faster rate at high temperatures.
Electrical Measurement
The final instrument setup in this experiment is the electrical testing apparatus. In
this case the device itself is a part of this setup. When testing electrical properties of a
device, especially a very small one which may have low conductivity such as this,
parasitic resistances can affect the measurement and cause inaccurate results. These may
be from the length of the wires in the system, from the contact resistance between the
probes and the sample, or parasitics in the contact pads themselves, which are never
ideal.
The four-terminal resistor bridge structure used in this experiment is one way to
virtually eliminate the effect from these parasitics.[17] By introducing the current
through the outer two probes and measuring the voltage with the inner two probes, the
forcing is decoupled form the sensing, which allows for much more accurate sensing.
Since it takes very little current to measure voltage, very little current is actually diverted
through the voltage sensing probes, so the effect of any parasitics associated with these
connections is insignificant. By the same token, the current probes are controlled by a
current source which makes adjustments to hold the current steady no matter what the
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parasitic resistances are in the electrical path. Another electrical consideration is the
relationship between the current in the sample and the voltage measured at the pads. In
order to calculate a bulk resistivity from the measurements, it must be assumed that there
is uniform current flow in the cluster device. However, the contact and thus the current
injection is done at the bottom of the cluster line, which could cause a non-uniform flow.
Because the height of the cluster device is so small compared its length, we can assume
that this non-uniformity is insignificant and treat the device as if there was uniform
current flow.
The purpose of the contact pads is to preserve the device over the course of many
tests and ensure that testing does not damage what is being measured. In order to
preserve the pads themselves through the process, it is necessary to make them from two
metals. The initial Ti layer is an adhesion layer for the Au layer to bind to. The Au layer
is the bulk of the pads and it is particularly useful because it does not easily oxidize and it
is a good conductor. When the clusters are deposited they are deposited directly on the
Au pads, so there is excellent contact between the pads and the clusters. By probing the
pads instead of the device we can ensure good contact with the cluster wire without
damaging the wire itself. The pads are large and provide many areas to probe, so there is
no problem of damaging the pads and making them unusable.
The probe station contains a vacuum chuck on which the sample is placed and
held down. Four adjustable tungsten probes with fine tips are brought into contact with
the pads while viewing the sample under the microscope. From here they are connected
through triax cable to the HP4156 The probes connected to the outer two pads connect to
the force terminals of the meter, and the inner probes connect to the sense terminal. The
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meter sweeps current in specified steps and measures the voltage over a period of time
for each value. This data is output in tabular form and stored in a file for importing to a
data analysis program.
Experimental Process
In order to test the properties of annealed dry clusters, it was necessary to pattern
clusters on an insulating substrate, and then measure the conductivity of the resulting
devices as they were heated to higher and higher temperatures. At each step of the
process, images were taken with a scanning electron microscope to observe the physical
characteristics of the cluster matrix at each temperature step. Repeating these heating
steps at many temperatures with the same sample provided direct comparison of
properties at varying anneal temperatures. This process was repeated for three distinct
samples with for a single copper cluster device on each one. The samples are identified
in the order they were fabricated by the labels Fl, F2, and F3. A third character of the
identifier is used to indicate the annealing step at which particular measurements are
taken. F2A is the second sample at the first stage of annealing (unannealed or room
temperature). F3D is the third sample at the fourth annealing step.
Device Fabrication
In order to test the electrical properties of the devices, they had to be fabricated on
a substrate that would insulate the device and ensure direct measurement of only the
clusters. Due to the small size of the clusters and the devices, it was also necessary to
have a very uniform, flat substrate surface so that the geometry of the devices would be
regular. In these experiments, silicon wafers were used as the substrate. A layer of
silicon nitride had been grown on the substrate surface at the Microsystems Technology
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Laboratory at MIT. The purpose of the nitride layer was to form an insulating barrier
between the devices and the Si semiconductor. The bare nitride wafers were shown to
have no measurable conductivity.
All material deposition was done with a shadow mask process. Masks made from
mylar with patterns cut in them were placed on the substrate during deposition and where
the patterns were cut in the masks the material was deposited in a pattern on the substrate.
The contact pads were made in an evaporator using the mylar shadow masks.
First, an adhesion layer of approximately 50 nm of Ti was evaporated onto the wafers in
order to ensure the integrity of the contact pads. When the system had cooled from the Ti
deposition, a 100 nm gold layer was deposited. This process was repeated three times to
create three wafer samples with Ti/Au contact pads. The masks were inspected visually
under a microscope prior to the deposition to ensure that the patterns were fabricated
correctly, and a visual inspection of the pads afterwards verified that the deposition
process was successful.
Cluster Generation
Following the contact pad deposition, the cluster devices were deposited through
the second shadow mask. The cluster device masks were aligned manually with the
contact pads so that the resulting line would span all four pads roughly down the center.
The samples were placed in the cluster source on the movable electrode plates. Initially
the arm was retracted so that the samples were held out of the deposition path but the
bottom edges of the electrode plates were within the beam path. Once the system had
reached the required level of vacuum, the plasma was started and the source began
producing clusters. An ammeter was connected to one of the electrode plates to monitor
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the ion current from the cluster beam. Once this value stabilized, the sample was moved
into the beam path and left there for 60 to 75 minutes, with regular monitoring of the
cluster source operating parameters. At the end of the deposition the sputtering was
stopped and the system was vented to remove the sample. Although deposition times and
parameters were recorded, it was not possible to determine the size distribution of the
generated clusters.
Cluster Source Operation Procedure
1. Ensure that the cooling water for the cluster source is at 10 degrees C and the
vacuum is in the range of 10-5 Torr.
2. Turn on the Ar flow to the desired rate (5 sccm in this case), and allow the
pressure to stabilize.
3. Turn on the power source and ramp up the voltage until current starts to flow
(strike the plasma).
4. Adjust the current and voltage to achieve the desired power. (300 V and 0.05 A
in this case)
5. monitor the ion current with the ammeter until the value stabilizes.
6. insert sample into beam for desired length of time.
7. When deposition is complete, shut down power supply and Ar flow.
Electron Microscopy
The samples were moved directly from the cluster source into the XL-30 scanning
electron microscope where they were put under high vacuum. The electron microscope
was used to take pictures of the clusters at 25,000X, 50,OOOX, 100,OOOX, 200,OOOX and
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400,OOOX (relative to the display). Pictures were taken at these magnifications of the
clusters both on top of the Ti/Au pads and directly on the bare silicon nitride. All images
were taken on the outer parts of the device, so that there was no electron beam exposure
of the clusters between the two center pads, where the conductivity measurement take
place. This is to prevent any influence on the electrical measurements by a change in the
properties of the clusters due to exposure to the electron beam. The SEM sample holder
contains a gold standard that is used for adjusting the focus of the microscope. It is made
from Au evaporated on graphite. Each time a set of images was taken, images of the gold
standard were recorded as an imaging control. Each set of images will include an image
of the gold standard that was taken at the same time in order to identify any differences in
overall imaging quality that could affect the appearance of the clusters.
While the SEM images clearly show the texture of the cluster films, it is not
possible to perfectly resolve the smallest clusters, so these images do not provide full
information about what is physically happening in the cluster matrix. This resolution
limit causes some uncertainty about the precise state of the cluster devices because the
smallest clusters are not visible and the edges of small structures are blurred. However,
many of the changes that occur throughout this experimental process were visible in the
SEM images, so they do provide some insight into what happens to the cluster films at
higher and higher temperatures.
Electrical Testing
Once the SEM images were completed the sample was moved into a Karl Suss
microscope probe station. Contact was made to the four pads with tungsten probes and
the I-V characteristics of the cluster devices were measured with an HP4156
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semiconductor parameter analyzer. Testing the devices with the four-terminal bridge
structure eliminates the problem of contact resistance affecting the electrical
measurement. The process is to use the two outer probes to sweep current from 0 to
some final value and measure voltage with the two inner probes. This voltage is the
voltage drop across the center segment of the cluster line due to the current running
through it, and corresponds to the resistance of this segment. Knowing the geometry, the
resistivity of the material can be found from this resistance.
Each test was run many times in order to ensure a correct measurement. The tests
were run with the lowest possible current that provided a voltage measurement that was
not too noisy. This was done in order to have the minimum affect on the devices due to
the current being put through them. None of the current values were very high, but in
such small devices phenomena such as current-induced electromigration can affect the
sample and since the state of the cluster matrix was not known precisely, it was important
to have as little effect as possible. Once the suitable current level was determined, tests
still had to be run many times due to inconsistencies caused by bad contacts. The probes
were easily damaged and easily contaminated, and if a probe was not in good contact
with the sample the measurements would be incorrect. There should not be anything but
a linear I-V characteristic in these devices, so it was clear that when the measurements
were erratic this was caused by bad contact. Many of the measurements were imperfect
due to bad contacts, but each time the measurements were run until the results were
consistent many times in a row.
Annealing
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After being removed from the probe station, the samples were placed on a
resistive heater in an evaporator chamber and put under high vacuum. When suitable
vacuum was reached, the samples were heated to a range of temperatures and left there
for a period of time. The temperatures were recorded using an s-type thermocouple
attached to the resistive heater. At each temperature, the process of taking SEM images
and conductivity measurements was repeated. Initially they were done with unheated
substrates, and the temperatures then ranged from room temperature all the way up to
1100 degrees C, above the melting point of bulk copper. An error in the heater caused
the final annealing step for sample F3 to fail. The samples were annealed at the following
temperatures:
Table 1: Anneal temperature data
Sample Temp (C)
F1A 26
F1B 270
FiC 515
F1D 780
F1E 1100
F2A 26
F2B 264
F2C 557
F2D 720
F2E 952
F2F 1100
F3A 26
F3B 296
F3C 516
F3D 865
F3E 940
Atomic Force Microscopy
When each sample had been annealed at the maximum temperature and gone
through the testing process, an atomic force microscope was used to determine the
geometry of the device. Multiple readings were taken at different points along the edge
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of the cluster line between the two inner pads. These edge readings were then corrected
for drift in the AFM piezo and the height of the step was measured. This measurement
gives the thickness of the cluster device, which is necessary for calculating the cross
sectional area for determining resistivity.
Calculations
The measurements done in the experiment determined the current-voltage
relationship for the particular material and structure being tested. From this relationship
the resistance (R) can be determined from the following relationship:
R =V
I
where R is measured in ohms, V in volts, and I in amps. This linear relationship is
observed in the current-voltage measurements taken in these experiments, and the
resistance can be found by taking the slope of line defined by these data points. This
linear relationship is observed in nearly every measurement taken, and there is no
physical explanation for different results from these samples. So non-linear data and data
that is significantly different from the majority of measurements for that data-point
indicates some error in probe contacts and has been eliminated from the final results.
This resistance (R) is specific to the device and cannot itself be compared to other
devices or indicate a property of the material because it also depends on the geometry of
the device. In order to find a parameter that is independent of device geometry and can
be compared to the properties of bulk copper and other nanocluster devices, the resistivity
(p ) of the device must be calculated. In order to calculate the resistivity from the
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resistance values, we treat the cluster devices as rectangular boxes with a length (f ) and
cross-sectional area (A). The cross sectional area is found by multiplying the height of
the cluster device, which corresponds to the thickness of the deposition, and the width of
the cluster line segment between the two center gold pads. Then the following
relationship is used to find the resistivity:
R =o
A
where R is still measured in ohms, f in cm, A in cm 2, and p in ohm-cm. This
resistivity, which is now a value independent of geometry, can be compared to other
cluster devices and values for bulk copper, and can be used to predict the resistance of a
new device made from this material.
Figures
In the figures indicating the relationship between resistivity and temperature, the
resistivity is graphed on a log scale and the temperature is graphed on a linear scale.
Since the resistivity changes so dramatically over the course of the annealing steps, this
semilog plot is the most meaningful way to graph the data. Another item to note is that in
this case the cluster matrix, which consists of the volume of clusters and surrounding
void space is being treated as a single uniform material. This is in contrast to a
measurement of a bulk metal where there is no air-space incorporated into the material
being measured. However, since this void space is a necessary result of the method of
fabrication, it is best to treat the device as made up of this single cluster-matrix material
in order to achieve meaningful results that can be used to predict the properties of new
devices fabricated in the same way.
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To determine the values for R used at each step, the average of consistent values
was taken. In the event that the initial results were not consistent, the probes were
readjusted and testing was done until the results were repeatable. In addition to the
correction for bad probe contact, this process provides the steady state operation
characteristics of the device, rather than some initial unstable state. All recorded data is
included in appendices, with ignored data indicated as such.
Experimental Results
Geometry: Width
In order to interpret the conductivity data, the geometry of each sample must be
calculated. Low magnification SEM pictures were used to measure the length and the
width of each cluster device. Here the images shown are of the center of the cluster line
between the two middle gold pads. Distances were found using the image processing
measurement tools on the ESEM computer, and are listed adjacent to each image.
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Figure 2: Electron micrograph -- width of sample F1
Figure 3: Electron micrograph -- width of sample F2
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Figure 4: Electron micrograph -- width of sample F3
Geometry: Height
To determine the height of the cluster devices, AFM data was taken from multiple
points along the edge of the cluster lines. This data included the clean flat wafer and the
step up at the edge of each device. The images were processed to flatten out the data to
compensate for the nonlinearities of the AFM piezoelectric oscillator, and the step height
was measured for each point on the sample. An example line analysis from each of the
three samples is shown below. These images are followed by a table summarizing the
geometry data.
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Figure 7: AFM - height of sample F3
Table 2: Geometry Measurements
heiaht (cm) width (cm) length (cm)
F1 4.87E-05 2.61 E-02 5.94E-02
5.12E-05
4.94E-05
4.98E-05
F2 4.27E-05 2.46E-02 4.80E-02
4.96E-05
4.91 E-05
4.58E-05
F3 4.95E-05 2.20E-02 5.37E-02
4.98E-05
4.96E-05
4.98E-05
In order to find the necessary value of length divided by area to use for the
resistivity calculation, the height values were averaged and the appropriate calculations
were done to arrive at the following results:
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Table 3: Geometry Calculations
Mean height (cm) A (cmA2) I/A (1/cm)
F1 4.98E-05 1.30E-06 4.57E+04
F2 4.68E-05 1.15E-06 4.17E+04
F3 4.97E-05 1.09E-06 4.91 E+04
Electrical and Morphological Data
The annealed cluster devices did not behave in a manner similar to annealed
nanophase devices. The resistvity was expected to decrease as the samples were
annealed because the clusters would sinter and form better connections within the cluster
matrix. However, the observed trend was opposite this expectation. The resistivity of the
cluster devices initially increased significantly with each successive annealing step.
Then, near the melting temperature of bulk copper, the resistivity dropped significantly to
below the initial unsintered value.
A single sampling of the electrical data and SEM images from sample F2 is
shown here. These images are of the surface of the cluster deposition on the bare silicon
nitride wafer. The anneal temperatures are listed first. Then the current-voltage
characteristics for a single test are displayed followed by one SEM image from that step.
All of the SEM images are at the same magnification for ease of comparison. As a
reference, the resistivity of bulk copper is 1.67x10-6 ohm-cm.
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Sample F2A unannealed
Table 4: Sample F2A electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
0.OOE+00 3.20E-05 198.18 4.17E+04 4.75E-03
1.00E-07 5.20E-05
2.QOE-07 7.40E-05
3.OQE-07 9.20E-05
4.OOE-07 1.12E-04
5.00E-07 1.32E-04
6.QQE-07 1.52E-04
7.00E-07 1.70E-04
8.00E-07 1.92E-04
9.OOE-07 2.12E-04
1.OOE-06 2.30E-04
Resistance of Sample F2A
2.50E-04
2.QQE-04
1.50E-04
1.OOE-04
5.OOE-05
0.OOE+00
0.OOE+0 2.OQE- 4.OQE-
0 07 07
6.OOE- 8.OOE-
07 07
Current (A)
1.OOE- 1.20E-
06 06
Figure 8: Sample F2A electrical test
As expected, the resistivity of the unsintered clusters is far higher than bulk
copper. This is a result of the porosity of the structure and the make-up of the device.
Electrons have to hop from cluster to cluster, rather than being conducted through a metal
lattice as in bulk copper. The fact that is conducts at all is caused by the packing of the
clusters and the many points of contact between them where electrons can most easily
flow. This close packing can be seen in the SEM picture pf the cluster film.
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Figure 9: Gold standard F2A
Figure 10: Nanoclusters sample F2A (room temperature)
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Sample F2B annealed at 264 C
Table 5: Sample F2B electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
0.OOE+00 3.60E-05 976.73 4.17E+04 2.34E-02
1.OQE-07 1.34E-04
2.OOE-07 2.32E-04
3.OOE-07 3.30E-04
4.OQE-07 4.26E-04
5.OQE-07 5.24E-04
6.OQE-07 6.22E-04
7.OOE-07 7.20E-04
8.OQE-07 8.18E-04
9.OOE-07 9.14E-04
1.OOE-06 1.01 E-03
Resistance of Sample F2B
1.20E-03 -'
1.OOE-03
> 8.OOE-04
6.00E-O4
> 4.OOE-04
2.OOE-04
0.OQE+00
0.OOE+0 2.OOE-07 4.OOE-07 6.OQE-07 8.OQE-07 1.OQE-06 1.20E-06
0
Current (A)
Figure 11: Sample F2B electrical chart
Notice much higher voltage for same current compared
to Fig. 10, but still linear relation
After the first anneal step at 264 degrees C, the current-voltage characteristic is
still linear, so there is still conduction through the sample. However, the resistivity
measurement is an order of magnitude higher than the unsintered measurement. Due to
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the resolution limits of the electron microscope and the small size of the clusters, there is
no appreciable difference between the two SEM images of the clusters. This indicates
that at 264 C the clusters have not actually sintered together yet.
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Figure 12: Gold standard F2B
Figure 13: Nanoclusters F2B (annealed at 264 C)
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Sample F2C annealed at 557 C
Table 6: F2C electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
0.OOE+00 3.60E-05 2.22E+06 4.17E+04 5.32E+01
1.OOE-09 2.25E-03
2.00E-09 4.48E-03
3.OQE-09 6.69E-03
4.00E-09 8.91 E-03
5.OQE-09 1.11E-02
6.OOE-09 1.34E-02
7.00E-09 1.56E-02
8.OOE-09 1.78E-02
9.OOE-09 2.OOE-02
1.OOE-08 2.22E-02
Resistance of Sample F2C
2.50E-02 -
2.OOE-02
1.50E-02
7 1.OOE-02
5.OOE-03
0.OOE+00
0.OOE+0 2.OOE-09 4.OOE-09 6.OOE-09 8.OQE-09 1. OE-08 1.20E-08
0
Current (A)
Figure 14: F2C electrical test
The third annealing step, at 557 degrees C, again causes an increase in the
resistivity of the sample. This time, the value increases by three orders of magnitude
over the previous step. The current-voltage characteristic is still linear, indicating that the
device is still conducting current and the resistance is being measured. Despite the
dramatic change in the resistivity of the device, there is still no visible change in the
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conformation of the clusters in the device at the limits of the SEM resolution. The
clusters are still individuated and have not sintered together to form connections.
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Sample F2D annealed at 720 C
Table 7: F2D electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
O.OE+00 1.60E-05 2.26E+07 4.17E+04 5.41 E+02
1.OQE-1 0 2.24E-03
2.OOE-10 4.49E-03
3.OOE-10 6.75E-03
4.00E-10 9.01E-03
5.00E-10 1.13E-02
6.OOE-10 1.35E-02
7.00E-1 0 1.58E-02
8.00E-1 0 1.80E-02
9.QOE-10 2.03E-02
1.00E-09 2.26E-02
Resistance of Sample F2D
2.50E-02 -
2.OOE-02
1.50E-02
751.00E-02 -
5.00E-03 -
0.OOE+00
0.OOE+0 2.OOE-10 4.OOE-10 6.OOE-10 8.OOE-10 1.OOE-09 1.20E-09
0
Current (A)
Figure 17: F2D electrical test
The fourth annealing step, at 720 degrees C, results in a continuing increase in the
resistivity, but for the first time there is a visible change in the electron-micrograph of the
cluster device. The resistivity of the sample increases less than the previous step -- only
one order of magnitude greater than the third annealing step. However, there is a visible
difference in the electron-micrograph of the sample, with the presence of larger bodies in
the matrix. However, the rest of the volume appears to be more sparsely filled by
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clusters. It seems that some portion of the clusters in the matrix have flowed together to
form these larger structures, leaving more void space between each of the larger
structures.
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Figure 18: Gold standard F2D
Figure 19: Nanoclusters F2D (annealed at 720 C)
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Sample F2E annealed at 952 C
Table 8: F2E electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
0.00E+00 4.00E-05 3.98 4.17E+04 9.55E-05
1.00E-05 8.40E-05
2.00E-05 1.26E-04
3.00E-05 1.68E-04
4.OOE-05 2.30E-04
5.OOE-05 2.60E-04
6.OOE-05 3.20E-04
7.00E-05 3.38E-04
8.OOE-05 3.68E-04
9.QOE-05 4.OQE-04
1.OOE-04 4.32E-04
Resistance of Sample F2E
5.OOE-04
4.50E-04
4.OQE-04
oo%3.50E-04-
3.OOE-04
2.50E-04
2.OOE-04
0> 1.50E-04
1.OOE-04
5.OOE-05
0.OOE+00
0.OOE+0 2.OOE-05 4.OOE-05 6.OOE-05 8. OE-05 1. OE-04 1.20E-04
0
Current (A)
Figure 20: F2E electrical test
The fifth annealing step, at 952 degrees C, is where the significant drop in
resistivity happens - almost seven orders of magnitude. The larger copper
agglomerations that started to form during the previous anneal step have grown larger
and flowed together to form a continuous metallic structure (Fig 23) that is much more
conductive than the isolated islands in the midst of a cluster dust that existed before.
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Figure 21: Gold standard F2E
Figure 22: Nanoclusters F2E (annealed at 952 C)
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Sample F2F annealed at 1100 C
Table 9: F2F electrical data
Current (A) Voltage (V) Resistance (ohm) I/A (1/cm) p (ohm-cm)
O.OOE+00 -1.80E-05 1.53 4.17E+04 3.67E-05
1.QOE-03 1.65E-03
2.OQE-03 3.27E-03
3.OOE-03 4.64E-03
4.QOE-03 6.1OE-03
5.QOE-03 7.68E-03
6.QQE-03 9.17E-03
7.OOE-03 1.07E-02
8.OOE-03 1.23E-02
9.QOE-03 1.39E-02
1.OOE-02 1.54E-02
Resistance of Sample F2F
1.80E-02
1.60E-02
1.40E-02
1.20E-02
1.00E-02
8.00E-03
6.00E-03
> 4.00E-03
2.00E-03
0.0OE+00
-2.00E-03
0.00E+0 2.OQE-03 4.OQE-03 6.OQE-03 8. OE-03 1.OQE-02 1.20E-02
0
Current (A)
Figure 23: F2F electrical test
After the final anneal step at 1100 degrees C, which is above the melting temperature for
bulk copper, the process of interconnection continues in the device. The electron
micrograph shows growth of the large copper agglomerates and the connections between
them. However, the decrease in the resistivity is not nearly as dramatic as in the previous
step when the agglomerates had just developed solid interconnections.
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Figure 24: Gold standard F2F
Figure 25: Nanoclusters F2F (annealed at 1100 C)
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General Data
As the following table and charts show, the trend observed in the other two
samples is the same as that observed in sample F2. All three have resistivities that
increase with successive annealing steps, and then decrease dramatically after about 900
degrees C.
FlA
FlB
F1C
FD
FlE
F2A
F2B
F2C
F2D
F2E
F2F
F3A
F3B
F3C
F3D
F3E
Temp
(C) Avg R (ohm) I/A (1/cm) p (ohm-cm)
26 6.41 E+01 4.57E+04 1.4E-03
270 1.71 E+02 4.57E+04 3.7E-03
515 6.53E+03 4.57E+04 1.4E-01
780 2.55E+08 4.57E+04 5.6E+03
1100 1.07E+01 4.57E+04 2.3E-04
26 1.99E+02 4.17E+04 4.8E-03
264 9.77E+02 4.17E+04 2.3E-02
557 2.22E+06 4.17E+04 5.3E+01
720 2.26E+07 4.17E+04 5.4E+02
952 3.93E+00 4.17E+04 9.4E-05
1100 1.53E+00 4.17E+04 3.7E-05
26 1.75E+02 4.91 E+04 3.6E-03
296 7.99E+03 4.91 E+04 1.6E-01
516 1.27E+08 4.91 E+04 2.6E+03
865 5.04E+08 4.91 E+04 1.OE+04
940 1.91 E+02 | 4.91 E+04 3.9E-03
The resistivity values span up to seven orders of magnitude, so in order to display
the range of resistivity in a meaningful way, the resistivity is plotted on a logarithmic
scale vs. annealing temperature on a linear scale. The exact resistivity measurements do
not match from sample to sample, but the trends as a function of temperature are similar.
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Figure 26: Resistivity as a function of anneal temperature F1
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Figure 27: Resistivity as a function of anneal temperature F2
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Figure 28: Resistivity as a function of anneal temperature F3
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Figure 29: Resistivity vs. Temp for all samples
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Discussion of Results
There is a clear trend in the results of these experiments, however it is not the
trend that was predicted; the resistivity of the cluster device did not decrease until it was
annealed at a much higher temperature than nanophase devices, and in fact up until that
point the annealing steps cause an increase in resistivity. First, a possible explanation
will be offered for why the resistivity drop happens at a much higher temperature, and
then two possible explanations for the initial rise in resistivity will be offered.
Higher Melting Point
For most metallic nanoclusters, the sharp drop in melting point is generally found
around 5 nm diameters and below. As can be seen from this SEM image of sample F2A,
the starting cluster size is much larger than 5 nm.
Figure 30: Unsintered nanoclusters (sample F2)
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Though the NC200 is theoretically capable of producing smaller clusters, due to
unknown errors the functionality of the source was limited and these cluster films were
the best that could be produced with the setup. Since these clusters are much larger than
5 nm, and the depressed melting point effect is related to cluster size, these clusters
would not be expected to exhibit the same sintering and melting properties as the small
nanophase clusters used in other experiments. If we assume that these clusters will still
exhibit some depressed melting point and note that surface melting has been shown to
occur at temperatures even below the full particle melting, we can start to understand
why the clusters did melt together at temperatures below the bulk melting point of
copper, and why they did exhibit decreases in resistivity in correlation to this sintering.
These results may be interpreted as a similar mechanism to other nanophase results with
the curing temperature shifted up due to the larger cluster size. This explains why we did
see sintering and resistivity decrease, but did not see it at the low temperatures observed
with smaller particles. However, this does not yet explain the increase in resistivity seen
before this drop occurred, which may be due to small-cluster melting and surface
oxidation of copper.
Small Cluster Melting
One possible explanation for the increasing resistivity at the lower annealing
temperatures is melting of smaller clusters within the matrix. Because of the resolution
of the SEM, it is possible for changes to happen at smaller scales than the largest clusters
without a visible change in the morphology of the cluster film. While the larger clusters
do not melt until the high annealing temperatures, smaller clusters in the matrix would
tend to melt at lower temperatures. When these clusters melt, their constituent atoms will
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rearrange themselves to reduce their surface energy. The most likely result of this would
be for the smaller clusters to group together or be absorbed into the larger clusters. A
small cluster would not significantly affect the size of a large cluster if it was absorbed
onto its surface, so this may act to increase the void space in the cluster matrix and reduce
the number of contact points for electrical conductivity. This explanation is also in line
with the fourth SEM micrograph in which we start to see larger copper agglomerates
form. If this process was happening at a smaller scale in the earlier steps, it could act to
increase the resistivity without a visible change in the cluster film morphology.
Surface Oxidation
Surface oxidation also probably plays a large part in the increasing resistivity
measured in the devices. Copper is very reactive with oxygen and will quickly form an
oxide on a surface exposed to oxygen. Nanoclusters have a large surface area and are
thus even more prone to oxidation. There are two environments in which oxidation may
have occurred. During the transfers between vacuum chambers and the conductivity
testing, the sample is exposed to air at room temperature. This introduces potential for
sample oxidation. During test rest of the experiment, the sample is in high vacuum where
there is much less available oxygen to react with the copper. However, during the
annealing steps, the copper is at much higher temperatures, and high temperature speeds
up the oxidation process. So, it is also possible for the copper to oxidize in vacuum. Any
surface oxide on the nanoclusters will clearly increase the resistivity, especially before
the clusters have sintered together. While the clusters are still individuated, the current
conduction happens at the surfaces of the clusters where they are in close proximity.
Copper oxide has a much higher resistivity than pure copper. If the outer surface of the
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copper clusters is oxidized, the electrons must pass through this oxide layer in order to be
conducted through the device, which will increase the resistivity significantly. Longer
time in atmosphere and higher temperatures will both increase oxidation of the clusters,
and both of these increase with the successive annealing steps. Once the clusters melt
and fully sinter together, there is no longer transport across outer surfaces, so the oxides
would not have as extreme an effect on the conductivity.
Resistivity Limits
Even at temperatures above bulk melting, the devices never reach a resistivity
equal to that of pure copper in bulk. There are various factors which are probably
contributing to this higher resistivity. First, the cluster matrix is porous, and the void
spaces are non-conducting, so any one cross section will not be fully conducting. This
porosity causes the cluster matrix to conduct like a smaller copper resistive structure.
Furthermore, since the connections between copper agglomerations are random, there is
not a straight path through the matrix for current to flow. Therefore, the length of the
conducting path is greater than the length of the device itself, and the resistivity is
inversely proportional to the length, so a longer actual current path length will result in a
higher calculated value of resistivity. Finally, the oxide contamination mentioned in the
previous paragraph will also contaminate the final cluster matrix structure, and since
copper oxide does not conduct as well as copper, it will also increase the resistivity of the
material. These are the three most likely causes of the increased resistivity of the
structure.
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Conclusion and Future Work
If these experiments had been successful, they would have provided good
evidence that there is potential for fabricating quality circuit elements from sputtered
nanocluster precursors. With the current results, the study is inconclusive and there are
still many open questions. The role of contamination in the cluster generation and
sintering processes is not fully understood, and contamination could not be well
controlled under the experimental conditions. There are also challenges that have yet to
be addressed: pure copper clusters have been shown to sinter at room temperature[5],
porosity is a fundamental barrier to conductivity, and selective removal of deposited
clusters is not a solved problem.
The cluster source and other components of the experimental setup were not
capable of controlling contamination of the generated clusters. Olynick[5] and coworkers
found that only a UHV generation and deposition system would produce uncontaminated
clusters with no surface oxidation. However, they also observed that small copper
clusters of the appropriate size for fabrication sinter quickly even at room temperature
once deposited. This presents a fundamental problem in a fabrication process because
while oxidation seems necessary to control sintering, it is detrimental to the functionality
of the ultimate devices. Further, since nanoclusters are by nature very reactive, and the
fact that contamination could not be controlled casts doubts on the results of this
experiment in particular.
The porosity of devices generated from individual clusters has a detrimental effect
on their electrical properties. Yet there is not a clear path to eliminate this porosity, since
even the most closely packed cluster films will be porous. Low temperature sintering
will not affect the film morphology enough to eliminate this characteristic. The best that
70
can be done is to eliminate all other barriers to functionality or create devices with feature
sizes on the scale of the cluster size.
Given a solution to these difficulties, a challenge still exists for the subtractive
process analogs. If an entire film of nanoclusters is deposited prior to patterning, it is
necessary to remove the unpatterned clusters before continuing to the next step. Creating
a process for cluster removal that will thoroughly clean the unpatterned clusters but has
fine enough control to differentiate between patterned and unpatterned clusters will be
extremely difficult. The additional challenge of doing this in ultra-high vacuum makes
the additive approaches much more attractive.
If dry nanoclusters prove to be an effective building block for nanoscale circuits,
the details of the fabrication system would be further investigated. Electrostatic
patterning holds the greatest potential for the system because of its direct placement
control and the ability to pattern charge with such small feature sizes using electron
beams. Charge patterning of nanoclusters from a wide material set would make three
dimensional fabrication possible and provide a great degree of control and flexibility.
Though the experiments did not have the predicted results, there is still good
reason to believe that the principles behind the technique are sound and further
experiments under different conditions could yield a better final product. The clusters
were shown to sinter together and achieve increased conductivity at temperatures below
bulk melting; the temperatures were merely higher than expected due to larger cluster
size. If techniques are found to pattern dry clusters and anneal them in a way that
produces large grain size, low porosity, and low contamination there is great potential for
three dimensional fabrication of logic and functional structures on the nanoscale.
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Future experiments in melting sputtered clusters could be improved in many ways
that would eliminate error factors or help determine their effects. By annealing the
copper structures in forming gas, a mixture of hydrogen and nitrogen gasses, the copper
oxide would be eliminated and would not adversely affect conductivity. Another way to
reduce oxidation and contamination is to use a vacuum hot-plate that is internal to the
deposition chamber. In such a case, there would be no exposure to atmosphere between
deposition and annealing. This technique could be further improved by performing the
electrical testing in vacuum as well, so that the sample is never exposed to atmosphere. If
this modification were made, the electrical measurements could be taken while the
sample is being heated, which would give a continuous indication of the dependence
between temperature and conductivity.
In order to accurately make comparisons between dry clusters and nanophase, it is
particularly important that cluster size be equivalent. Better control over the nanocluster
source in order to deposit clusters with a tight distribution about a small size would
permit much more meaningful experiments with cluster annealing. Lower deposition
rates might also allow the clusters to pack better and result in a less porous and thus more
conductive structure. In addition, smaller clusters would pack better and have less void
space per volume than larger clusters, so reducing the cluster size should improve
conductivity. And if the substrate was at slightly elevated temperatures to make the
clusters more mobile on the surface they might also arrange themselves into a more
tightly packed lattice.
72
Works Cited
1. Wakabayashi, H., et al., Sub-10-nm planar-bulk-CMOS devices using lateral
junction control. Technical Digest - International Electron Devices Meeting,
2003: p. 989-991.
2. Buffat, P. and J.-P. Borel, Size effect on the melting temperature of gold particles.
Physical Review A, 1976. 13(6): p. 2287-2298.
3. Goldstein, A.N., V.L. Colvin, and A.P. Alivisatos, Observation of melting in 30-
.ANG. diameter cadmium sulfide nanocrystals. Materials Research Society
Symposium Proceedings (Clusters Cluster-Assem. mater.), 1991. 206: p. 271-274.
4. Goldstein, A.N., C.M. Echer, and A.P. Alivisatos, Melting in semiconductor
nanocrystals. Science, 1992. 256(5062): p. 1425-1427.
5. Olynick, D.L., J.M. Gibson, and R.S. Averback, In situ ultra-high vacuum
transmission electron microscopy studies of nanocrystalline copper. Materials
Science and Engineering A, 1995. 204(1-2): p. 54-58.
6. Griffith, S., Towards Personal Fabricators: Tabletop tools for micron and sub-
micron scale functional rapid prototyping., in Media Arts and Sciences. 2001,
Massachusetts Institute of Technology: Cambridge, MA.
7. Reetz, M.T. and M. Winter, Fabrication of Metallic and Bimetallic
Nanosctructures by Electron Beam Induces Metallization of Surfactant Stabilized
Pd and Pd/Pt Clusters. Journal of the American Chemical Society, 1997. 119(19):
p. 4539-4540.
8. Fuller, S.B., Ink Jet Deposition of Inorganic Nanoparticle Materials as a Route to
Desktop Fabrication of Integrated Logic and Micromachinery, in Mechanical
Engineering. 2000, Massachusetts Institute of Technology: Cambridge, MA.
9. Bulthaup, C., et al., All-printed inorganic logic elements fabricated by liquid
embossing. Materials Research Society Symposium Proceedings (Materials
Development for Direct Write Technologies), 2001. 624: p. 225-230.
10. Bedson, T.R., et al., Quantitative evaluation of electron beam writing in
passivated gold nanoclusters. Applied Physics Letters, 2001. 78(13): p. 192 1-
1923.
11. Haberland, H., M. Karrais, and M. Mall, A new type of cluster-ion source for thin-
film deposition. Materials Research Society Symposium Proceedings (Clusters
Cluster-Assem. mater.), 1991: p. 291-296.
12. Yeadon, M., et al., Sintering and Oxidation Using a Novel Ultrahigh Vacuum
Transmission Electron Microscope With In Situ Magnetron Sputtering.
Microscopy Research and Technique, 1998. 42: p. 302-308.
13. Xirouchaki, C. and R.E. Palmer, Deposition of size-selected metal clusters
generated by magnetron sputtering and gas condensation: a progress review.
Philosophical Transactions of the Royal Society of London, Series A:
Mathematical, Physical and Engineering Sciences, 2004. 362(1814): p. 117-124.
14. Gibson, B.C., et al., The interaction of atomic oxygen with thin copper films.
Journal of Chemical Physics, 1992. 96(3): p. 2318-2323.
15. Olynick, D.L., J.M. Gibson, and R.S. Averback, Impurity-suppressed sintering in
copper nanophase materials. Philisophical Magazine A, 1998. 77(5): p. 1205-
1221.
73
16. Jacobs, H.O., S.A. Campbell, and M.A. Steward, Aproaching Nanoxerography:
The Use of Electrostatic Forces to Position Nanoparticles with 100 nm Scale
Resolution. Advanced Materials, 2002. 14(21): p. 1553-1557.
17. Wieder, H.H., Four Terminal Nondestructive Electrical and Galvanometric
Measurements, in Nondesctructive Evaluation of Semiconductor Materials and
Devices, J.N. Zemel, Editor. 1979, Plenum Press: New York, NY. p. 67-104.
74
